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INTRODUCTION 
Computing systems are now frequently composed of independently clocked 
subsystems that cooperate to perform the function desired for the whole. 
This type of architecture has many advantages and promises to be the stan-
dard for the forseeable future. With the trend towards more and more gates 
per chip, the number of chips per subsystem gets smaller and smaller, and 
we can expect to soon see one or more subsystems per chip. This transition 
will require contributions from disciplines previously outside the field of 
chip design, and every issue will have to be carefully worked out beforehand 
because debugging chips of this complexity is a difficult and costly task. 
This paper addresses one of those issues - the design of reliable 
synchronization logic for interfacing independently clocked subsystems. 
The design of this logic is not a normal exercise in clocked logic design 
because the operating environment is such that the response times of some 
flipflops will be unbounded, and an improper appreciation of this phenomenon 
can result in designs plagued by intermittent synchronization failures . The 
absence of a bound has been documented in the literature, but only from an 
experimental and analytic standpoint, and no generally applicable methodology 
for dealing with it has been suggested. As a result, it is not common know-
ledge among logic designers, and future systems are liable to suffer from it. 
The objective of this paper is to assist the logic designer by reviewing the 
basic phenomenon, characterizing it quantitatively, and presenting techniques 
for coping with it . 
THE SYNCHRONIZATION PROBLEM 
The specification sheet for a sequential device gives operating con-
straints such as setup times, hold times and maximum clock rates. These are 
constraints that must be met in order to assure a consistent interpretation 
of the input signals. Consider, for example, the common type D flipflop. 
If its data input value is logically defined during the specified setup and 
hold periods, the value seen by the flipflop when clocked will be unambiguous, 
and two or more flipflops presented with the same conditions will see the 
same value. However, if the constraints are not met, then interpretations 
may differ. For example, one flipflop could interpret a logically undefined 
input value as a 1 while another flipflop could interpret the same signal as 
a 0. Similarly, if the input signal is changing value, one flipflop could 
capture the before value while another flipflop could capture the after 
value. Consistent interpretations are guaranteed only for cases that meet 
the specified input constraints. 
Preserving consistency is a primary concern in the design of systems, and 
the proper functioning of a system requires that all devices that depend on 
the value of a given signal at a given time see the same value, i.e . , they all 
see a 0 or they all see a 1. The logic designer satisfies this requirement 
by trying to assure that the input constraints are met for each device. In 
S~LF-TIMED LOGIC SESSION 
uy U\.,;Il.L vll..&..~a.. v..Lvu u '""..a. u. ""'\...b..L'-....:J 
cases where he cannot adequately control an input signal, for example a 
signal originating external to the system, he so l ves the consistency prob-
lem by allowing only one observer and therefore only one interpretation . 
The traditional method is to gate the signal into a flipflop and then use 
the flipflop's output value as the signal to be processed by the system. 
The flipflop is said to synchronize the input signal because it gives the 
designer a copy which he can control. 
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In point of fact, the copy is not totally under the designer ' s control. 
Although it is common knowledge that violating the input constraints of a 
flipflop can cause unusual behavior and although it is common practice to 
allow for a longer than normal propagation delay in these applications, 
experimental studies [1, 2, 3, 4, 5, 6] and theoretical studies [7, 1, 8] 
indicate that the response times are actually unbounded. It is thus 
possible for the output signal of the flipflop to violate the input 
constraints of other devices and, by so doing, cause inconsistencies. This 
accounts for the occasional synchronization failures experienced by existing 
systems. 
RESPONSE TIME 
When the input constraints of a flipflop are violated, the input event 
can leave the circuit in a non-stable state and stabilization then occurs 
as a result of regenerative feedback. The response time depends on the 
time needed to stabilize and that depends on the state from which stabili-
zation begins. This relationship is developed analytically in Appendix A 
for an NMOS flipflop constructed from two cross-coupled inverters. If we 
add some input gating to that circuit and create a latch with data input D 
and clock input C, then the sketch below illustrates the dependence of res-
ponse time on input condition. The ordinate tr is the circuit's response 
time and the abscissa td is the time of occurence of a data change as 
measured from the nearest clock event. The normal response time of the 
circuit is tpd• and interval M is the range of values of td for which the 
response time is greater than normal. 
~ ----------------~--_.----~-----.- td ,o 
I· M 
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The value of tr becomes arbitrarily large near the middle of M. In 
particular, for any proposed bound tb, we see that there exists an interval 
within M for which tr > tb. The probability of exceeding this bound is thus 
equal to the probability of td occurring in that interval. This observation 
is quantified in the following equations which are based on the stabilization 
time properties of the model in Appendix A and on a uniform distribution of 
td. 
P(td e:: M) = 
e 
e 
1 
-(t -t )/T b pd 
(1-k) 
-t /T b 
(1) 
(2) 
(3) 
(4) 
(5) 
Parameter IM is the duration of interval M, parameter Ic is the clock 
period and is assumed to be constant, and tb is a bound greater than or equal 
to tpd• Parameters k and T are circuit parameters as defined in Appendix A, 
with k being a positive fraction less than 1 and T being a time constant with 
values on the order of a few nanoseconds. 
Equation 5 is a convenient form because there are only two circuit-
depe?dent parameters, T0 and T, and an experimental method for estimating them is given in [9]. Equation 5 is- also in agreement with results obtained 
experimentally and analytically for other technologies, including TTL, ECL, 
and a tunnel-diode memory element. There is evidence suggesting that it is 
not a good estimator for values of tb close to tpd· Equation 3 seems reason-
able in that region but this has yet to be verified experimentally. 
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IMPLICATIONS 
Given that Equation 5 is reasonably accurate, two observations can 
be made. The first is that there is no finite value of tb for which 
P(tr > tb) = 0. This supports the contention that response time is un-
bounded. The second observation is more complex and requires the following 
preliminaries. 
An error is the occurrence of a response time greater than the response 
time available in the application. A failure is an inconsistency caused 
by an error. Failures occur less often than errors because consistent 
interpretations are possible even if input constraints are violated. The 
expected number of errors is denoted Ee(ta) and, as derived in Appendix B, 
is given by 
(6) 
where ta is the available response time, where A is the average rate of 
change of the signal at the data input of the flipflop, and where t is the 
time over which the errors are counted. Ee(ta) is the least upper bound 
for the expected number of failures and is thus a good measure of reliabi-
lity. The expected number of errors decreases rapidly for larger values 
of ta. In particular, 
(7) 
The values of T that have been measured for TTL, ECL, and NMOS circuits 
are close to 2 nanoseconds. This means that the expected number of errors 
is reduced by a factor of about 150 each time ta is increased by 10 nano-
seconds. Extremely low error rates can thus be obtained for ta in the tens 
of nanoseconds. For example, the box below gives the parameters for a 
reasonably busy TTL application. Th~ expected number of errors is 1.24 
every 10 years. For all practical purposes, the design does not fail. 
Parameters 
Application Circuit (TTL) Design 
Ic = 100 nsec T = 1.8 nsec ta = 60 nsec 
A = 105 changes/sec T0 - 103.07 nsec 
This allows us to make our second observation. Even though there is no 
absolute bound, there are bounds that are adequate from an engineering stand-
point. These engineering bounds differ from absolute bounds in that they 
depend on application parameters as well as on circuit parameters. They must 
therefore be determined on a case by case basis. 
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BOUND BASED DESIGNS 
The simplest and most economical technique for coping with the absence 
of an absolute bound is to use an engineering bound. The reliability of this 
approach depends on the statistical properties of the input signal, on the 
sample rate, on the circuit parameters, and on the available response time. 
While tht first of these is not under the designer's control, the others are, 
and this section ~iscusses some of the ways in which he can exercise this 
control. 
The designer's task in using this approach is to provide enough response 
time, and a crucial first step is to determine how much is enough. If the 
statistical properties of the input signal are appropriate, the required time 
can be estimated by picking an acceptable error rate and solving Equation 6 
for ta. This calculation requires values for A, T0 , and T, where A is esti-
mated from an analysis of the input environment and where To and T are 
estimated for the flipflop circuit that the designer would like to use. 
Estimating the circuit parameters is a problem because manufacturers do not 
provide this information. However, representative values for different 
technologies can be found in the following references: TTL [3, 5], 
ECL [3, 5], NMOS [9], tunnel diode [1, 5]. If the statistical properties 
of the input signal do not allow the use of Equation 6, the designer must 
analyze the properties and develop an equivalent equation. In either case, 
the derived value is the m1nimum response time that should be made available. 
We denote that time by tb because it is the bound that will be assumed in 
the design process. The response time that is actually available is denoted 
ta, and it is the designers task to guarantee that ta ~ tb. 
Once a value has been determined for tb, the designer can make a quick 
design pass and determine if ta ~ tb . If it is, fine. If not, more time 
can be made available by using more than one flipflop in the synchronizer. 
For example, consider an application with the parameters shown in the box 
below. 
Parameters 
Application Circuit (NMOS) Design 
Ic = 40 nsec T = 1.6 n sec ta = 30 n sec 
A = 105 changes/sec To = 20 nsec 
Assuming that Equation 6 applies, a ta of 30 nanoseconds means that about 31 
errors per day can be expected. Since this is too high an error rate, we 
increase the a~ailable response time by using the design shown below. 
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In this design, the flipflops take turns receiving samples so that, even 
though the input signal is being sampled every 40 nsec, the clock period 
for a given flipflop is 80 nsec. The multiplexor gates the data from the 
flipflops onto a single output path in such a way that the data from a 
given flipflop is on the path during the sample period preceding the 
reloading of the flipflop. This is illustrated in the timing diagram below. 
, ~r ~ixl 
~---------~ load ,c;; 
I I 
I 
---. 
The available response time is now the original 30 nsec, plus 40 nsec due 
to halving the loading rate, minus 10 nsec because of propagation delay 
through the multiplexor. This is more than adequate since ta = 60 nsec 
means about 7 errors every 12 thousand years. However, if it were not, more 
f1ipflops ~ould be used. The table below shows how the available time 
increases with the number of flipflops . 
Number of Flip flops Available Response Time (nsec) 
1 30 (given) 
2 30 + 1•40 10 60 
3 30 + 2·40 10 = 100 
4 30 + 3·40 - 10 = 140 
The designer can thus arrange any amount of response time that is called 
for. There are situations, however, in which tb must be kept small. The 
reason is that tb directly affects the time that it takes for the system 
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to detect an input change, and performance considerations can require that 
the detection time be as small as possible. There is only one way that the 
value of tb can be reduced without sacrificing reliability. This is to use 
a flipflop circuit with a smaller value of To and T. Of the two parameters, 
T has the most significant effect, and reducing T by a factor will reduce 
the value of tb by about the same factor. The analysis in [9] indicates 
that both parameters scale linearly with feature size in NMOS c ircuits. The 
VLSI logic designer can thus control the parameters to the extent that manu-
facturing constraints will allow. In systems constructed of discrete compo-
nents, extremely small values of To and T can be obtained by using flipflops 
constructed of tunnel diodes. 
AN ADAPTIVE DESIGN STRATEGY 
The design strategy presented in this section differs from that of the 
preceding section in that reliability is not based on engineering bounds. 
This scheme monitors the flipflop and, in the case of response times that 
are long enough to cause errors, it suspends system operation until the 
response is completed. There are thus no errors. The basic components of 
this scheme are a flipflop circuit whose response state (stable or unstable) 
can be monitored, a circuit to do the monitoring, and a clock circuit whose 
operation can be suspended between clock cycles. The latter is necessary 
because the monitor suspends system operation by suspending the operation 
of the clock circuit. This freezes the state of the entire system and 
guarantees that the flipflop data will not be used until it is stable and 
logically defined. 
The flipflop circuit used in this design must have an output behavior 
during a response episode that is uniquely different from its behavior 
between episodes. The flipflop in Appendix A is such a circuit. During a 
response episode, the circuit is unstable and its complementary outputs 
are anti-complementary, that is, they have similar values. The signals can 
be fairly static, hovering near the middle of the HIGH and LOW logic bands, 
or they can oscillate, but whatever their behavior happens to be, they will 
have nearly equal values for the entire episode. This means that the exist-
ence of the unstable state can be detected with a difference comparator whose 
output is a logic 1 if and only if its input signals differ by less than some 
appropriate amount. The exclusive NOR circuit shown below is just such a 
detector. Its output is HIGH as long as the input signals differ by less 
than the threshold voltage of the input gates. The circuit designer sets 
this threshold at a value that will distinguish the stable and unstable 
states . 
'I 
y 
L 
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The clock circuit used in this design strategy must be capable of 
having its operation suspended between clock cycles. The logic diagram 
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for such a circuit is shown below, along with the output ·waveform for a 
clock cycle. The waveform can be used as the master clock signal in systems 
using edge-triggered logic. For systems using pulse- triggered logic, pulses 
can be generated by adding appropriate output logic. 
...,._  __, f--.....--+----ood:. 
This circuit honors a pause request that is present at the end of a cycle 
by postponing the next cycle for as long as the request is present. When 
the request disappears, the next cycle begins immediately. This is 
illustr a ted in the diagram below. Note that postponement does not occur 
if a pause request disappears before the end of a cycle. This ~s convenient 
because it means that the detector can request a pause as soon as a r esponse 
episode begins. If a pause is not actually needed, the request will drop 
before the end of the cycle and there will be no effect on clock operation. 
~ydt. 
• l• I I -c ~~ .. , 
~~_j-------J~.._ _ _:----'-----,~--=-:_!l_:== 
Since flipflop response time has no absolute bound, it is possible for 
the operation of the clock to be suspended for an unacceptably long time. 
To protec t against such an occurrence, the clock circuit contains a time-out 
delay which will automatically restart it if a pause becomes excessive. The 
length of the time-out delay is controlled by the RC network and is set 
appropriate to the application. 
CALTECH CONFERENCE ON VLSI, January 1979 
384 M.J.Stucki and J.H.Cox ,J r. 
Proper operation of the clock circuit requires that a pause request 
not be raised too close to the beginning or end of a clock cycle. This is 
not a problem in practice because the time at which a pause request is 
raised is completely predictable. There is no timing constraint on the 
dropping of a request. 
The frequency with which pauses occur and the duration of the pauses 
are of obvious concern since they affect the performance of the system as 
a whole. These measures are dependent on the statistical properties of 
the input signal, on the sample rate, on the circuit parameters, and on 
the available response time. As in the case of the bound-based strategy, 
all but the first are under the designers control. Furthermore, since the 
conditions that lead to an error in the bound-based strategy are the same 
conditions that lead to a pause in the adaptive strategy, the techniques 
for controlling error rate can also be used to control pause rate. For 
example, the multi-flipflop scheme can be used as shown below. 
,;,puf -....----rn:--t----.------~ 
Slj"'I c:61o a:Jipul 
Each flipflop has its own detector di and the detector outputs are multi-
plexed in exactly the same manner as the flipflop outputs. Since the detec-
tor for a given flipflop will not be gated through the multiplexor until 
the sample period preceding the re-loading of the flipflop, a pause will not 
occur unless instability lasts for at least 2 sample periods. The extension 
of this scheme to N flipflops is obvious, and a response episode would have 
to last N sample periods in order to cause the clock to pause. The designer 
can al.so affect the pause rate by his choice of flipflop. Circuits with 
smaller values of T and To will have shorter response times and will there-
fore cause fewer pauses. The shorter response times also mean shorter pauses. 
Thus, the designer can arrange any amount of response time that is 
called for. In the case of a uniform input distribution, this time can be 
estimated by picking an acceptable pause rate and solving Equation 6 for 
ta· (The pause rate replaces the error rate in this calculation.) The dis-
tribution of pause durations for this case is essentially independent of the 
available response time. Given that the available time is at least tpd + 5T, 
the average duration will be T , and 98% of the durations will be less than 5T. 
Because the pauses tend to be so short, many applications will be able to 
tolerate a modest pause rate, and as a result, the available response time 
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can be less than would be required in a bound-based design. This is an 
advantage in applications where the detection delay must be small. 
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An important aspect of the adaptive scheme is its ability to resolve 
the situation where two interact.ing systems are operating at about the same 
frequency and phase, and as a consequence, the signals sent between them 
violate the flipflop constraints with great regularity. In a bound-based 
design, the error rate would be inordinately high, but in an adaptive design, 
pauses would perturb the relative operating phase and would tend to disrupt 
the unfavorable situation, reducing the likelihood of an inordinately high 
pause rate. 
DISCUSSION 
Future VLSI designs may use multiple independent clocks that give rise 
to opportunities for synchronizer failures and ensuing system failures. 
These failures will be characterized by transient and elusive symptoms that 
compound the problems of circuit design and verification. Thus careful 
specification and design must precede the use of a strategy based on bound-
ing the number of synchronization errors . Knowledge of both circuit depen-
dent and application dependent parameters is required for the success of 
this strategy. Unfortunately, published circuit data are fragmentary, test 
procedures are unstandardized, manufacturer's specifications are nonexis-
tent, and the application dependent parameters may be inaccessible. 
One approach to this diff~cult situation is to design synchronizers 
with such a large margin of safety that sizable errors in estimating appli-
cation and circuit parameters can be tolerated. This is practical since 
the probability of synchronizer failure is reduced by about two orders of 
magnitude for each 10 nsec added to the allowed flipflop response time . 
Thus, a pragmatic solution exists to the synchronizing problem when-
ever estimates of circuit and application parameters are available and 
appropriate. There are, however, important circumstances in which a 
stochastic model of the input to the synchronizer may be inappropriate. 
Consider, for example, the composition of large systems through the inter-
connection of modular subsystems chosen from a set of basic module types. 
This powerful and attractive approach to VLSI design leads to a class of 
systems with great diversity in the detailed structure of intermodule inter-
action. Increased care is required in module design to assure that all 
legitimate compositions of the basic module types will operate correctly. 
Synchronization is a particularly vexing problem in this context if each 
module is independently clocked. No a priori estimate of application 
parameters is available to the module designer, and even if it were, inter-
module interactions may not be well modeled by a stochastic process. 
Multiple independently clocked subsystems within a single VLSI chip 
present a particularly interesting and relevant example of this modeling 
difficulty. If several local clocks are fabricated on the same chip, they 
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are likely to operate with very nearly the same period unless special pre-
cautions are taken. Although most of the time for most s·ystems, operation 
would be trouble-free, a particular set of processes operating in subsystems 
driven by a particular set of clocks could lead to an essentially determin-
istic pattern of transitions that would violate the flipflops input con-
straints. Because of uniformity in fabrication, in temperature coefficient, 
and in sensitivity to external fields, response times of synchronizers in 
such a VLSI system might be consistently long, and the opportunities for 
system failure might be increased even beyond that experienced in current 
experiments designed to measure synchronizer failures. 
Under these circumstances, an adaptive synchronization strategy appears 
to be preferable to a probabilistic one. Synchronization is then error free 
even though the total time to complete a computation may be increased 
slightly. 
CONCLUSION 
The synchronization problem has been described and synchronizer stra-
tegies presented that exemplify the trade-offs possible between failure 
probability, sample rate, detection time and computation time. The com-
bination of a flipflop and an instability detector, called an indicating 
flipflop by Kinnement [5], has been known for more than a decade [7, 10]. 
Until recently the use of an indicating flipflop has been limited to 
asynchronous systems, but its incorporation in an adaptive synchroniza-
tion strategy [11] makes possible error-free synchronization at the expense 
of variability in the clock period. This strategy and the more familiar 
probabilistic strategy provide the designer with alternatives for the 
management of the synchronizer problem. Thus, designers who continue to 
ignore the problem cannot use the excuse that the problem is fundamentally 
insoluble. Only design and implementation costs stand in the way of 
reliable synchronizers. With achievement of the anticipated economies 
of VLSI, we believe these costs are much less than the verification and 
maintenance costs associated with poorly designed synchronizers. 
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Appendix A 
The simple MOS flipflop shown below exhibits the essential features of 
synchronizer behavior • 
.fx I 
Each MOS transistor is modeled by the following equivalent circuit. 
+ 
-f 
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The two capacitors C. split the gate capacitance and include other parasitic 
1. 
capacitance between gate and drain and between gate and source. The current 
source represents the static drain characteristics expressed as a function 
of V(i)and V(i) instead of the more usual, but less symmetric form in terms GD GS 
of v~~)and V~~), 
ElJeWi [ cvCi)_v(i)>2 - cv(i) -v(i)) ~ (i) v(i) > v(i) 
2DLi GS TH GD TH • Vcs • GD TH 
(i) v(i) - ElleWi ~v(i) -v(i)) 2] . v (i) > v(i) v(i) < vCi) Ii(VGS ' GD )- 2DLi GS TH ' GS TH ' GD TH 
El..leWi [- (V(i) -V(i)) ~ ; v(i) < v(i) vCi) > v(i) GD TH GS TH GD TH 2DLi 
(see for example [12]). In these equations E is the oxide region permativity, 
th lJ is the channel mobility, Wi is the width of the i transistor gate, D is 
e th (i) 
the oxide depth, Li is the length of the i transistor gate and VTH is the 
th threshold voltage for the i transistor. Each of the voltages within the 
circuit can be expressed in terms of the node voltages v1 , v 2 and v00 • Node 
equations can be written at the drains for Q1 and Q2 which include the two 
current sources Ix and Ix • 
1 2 
These sources represent the effects of input 
gating circuitry and are non-zero whenever a change of state is initiated 
for the flipflop. 
2C2(V2-Vl) - (Cl+C4)Vl - I2(V2, V2-Vl) + 14(0, vl-VDD) + Ix2 
zc2 cv1-v2)- (c2+e3)v2 - r1 (v1 , v 1-v2) + r 3 (o, v2-v00) +I xl 
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We assume symmetry such that c1=c2 and c3=c4 • Furthermore, the dimensions 
of q1 and Q2 are the same as are those for Q3 and Q4 . Thus r 1 ( , ) is the 
same function as r 2 ( , ). A similar equivalence holds for r 3 ( , ) and 
r4 ( , ). These simplifications lead to the pair of equations 
0 (A-4) 
Next we observe that the metastable point occurs for v1=v2=o and vanishing 
inputs with solution of both (A-3) and (A-4) given by 
such that both 
V(l) v(2) d TH ' TH an 
also present in 
(A-5) 
drains have the s~meLvoltage v0 . The value of v0 depends on 
the fraction 8 = ~~· The symmetry evidenced in (A-5) is 
1 3 (A-3) and (A-4) allowing us to limit our consideration to 
trajectories in the plane (V1 ,v2) for V1 > V2 • We assume throughout that 
v1 and v2 are non-negative. 
The trajectories in (V1 ,v2 ) of interest start near (v0 ,v0 ) since 
otherwise no metastable behavior would occur. These trajectories will end 
at (VH,VL) where these two voltages are solutions of 
These trajectories lie near the line v1 + v2 = 2v0 . This is particularly 
true for the case 2v0 = v00 and VH + VL = v00 , not unlikely conditions. 
Using these approximations and solving for the difference mode voltage 
v0 = v1 - v2 we get 
(A-8) 
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where the further approximations VTH = 0 and VTH = v00 have been made. 
This equation is to be solved for t>t d for which Ix , Ix = 0. To simplify 
p 1 2 
matters normalize the voltage by v00 and collect terms 
where T 
(5C1+e3)2DL18 
qleWl VDD (8-1) 
v 
where we note that 
_yl = vo 
t=t pd 
vi 
t= 00 
. 
TV 
VD 
and v- --
- VDD. 
1 
8-1 
=--
8 
(A-9) has the solution 
(A-9) 
(A-10) 
(A-ll) 
(A-12) 
so that v0 and vH are the initial normalized difference voltage at t=tpd 
and the final voltage, respectively. 
The response time t can now be found in terms of the stabilization 
r 
threshold v5 for the normalized difference voltage merely by substituting 
v=v5 and t=tr in (A-10). Solving for the initial voltage v0 required to 
produce a particular response time tr yields 
1 (A-13) 
v 
where the abbreviation k = ~ has been used. Define the window for marginal VH 
triggering to be the input conditions that lead to lv0 1 < v5 or equivalently 
tr > tpd· For input edges different by td EM we assume these conditions on 
v0 hold and furthermore assume that a uniform distribution for td leads to a 
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for an arbitrary bound tb. 
These assumptions yield the following result 
(A-14) 
where vB is the initial voltage that causes the flipflop to stabilize at 
precisely the bound tb. Substituting (A-13) with tr= tb and v0= VB into 
(A-14) we obtain Equation 2 in the text. 
Appendix B 
Assume the number of logic signal transitions for t ~ 0 can be des-
cribed as a counting process {N(t), t ~ 0} having stationary, independent 
increments with unit jumps, namely, a Poisson process, 
P(N(t)=n) 
(B-1) 
E[n] = At 
Random selection with probability p from this process gives a new counting 
process {M(t), t ~ O} (see [13]), also Poisson, where 
P(M(t)=m) 
(B-2) 
E[m] l.lt pAt. 
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